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Abstract 
 
We have proposed and demonstrated MEMS switching devices that take advantage of the 
dynamic behavior of the MEMS devices to provide lower voltage actuation and higher switching 
speeds. We have explored the theory behind these switching techniques and have demonstrated 
these techniques in a range of devices including MEMS micromirror devices and in-plane 
parallel plate MEMS switches. In both devices we have demonstrated switching speeds under 
one microsecond which has essentially been a firm limit in MEMS switching. We also developed 
low-loss silicon waveguide technology and the ability to incorporate high-permittivity dielectric 
materials with MEMS. The successful development of these technologies have generated a 
number of new projects and have increased both the MEMS switching and optics capabilities of 
Sandia National Laboratories. 
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Executive Summary 
In this report we describe and explore a new concept for switching microelectromechanical 
systems (MEMS). This approach takes advantage of the dynamic motion of the switch to allow 
both lower voltage operation and higher-speed switching. Secondary benefits include slower 
contact speeds which reduces material damage at the contact points and lower energy 
requirements for operation. 
We have applied this switching technique to a number of devices. The first device that we 
demonstrated this approach on was a relatively large MEMS micromirror device. This device 
was fabricated and designed under a different project but had the proper structure to allow 
operation with the new dynamic switching concept. We demonstrated switching at voltages 
below the pull-in voltage of the structure. 
We also designed, fabricated, and tested a series of MEMS micromirrors that were designed to 
operate at very high speeds. These micromirrors switched in 225 ns, which established a new 
switching time record for micromirror devices by an order of magnitude. These devices have 
switching speeds that are competitive with acousto-optic modulators and therefore extend the 
reach of MEMS micromirrors to a whole new range of applications. 
We also demonstrated an in-plane, parallel plate MEMS structure that provides switching in 
under 500 ns, over a gap of almost 2 mm. This also sets a high-speed switching mark, relative to 
the switching gap. This device was a precursor to a MEMS integrated optical switch where a 
MEMS structure is combined with optical waveguides to create a MEMS switching device. As 
part of this work, low-loss crystalline silicon waveguide technology was developed at Sandia for 
the first time. These new silicon waveguides have led to a number of new projects and 
significantly increase the optical technology capability of Sandia National Laboratories. MEMS 
devices were fabricated that combined the MEMS structures with the waveguides but the 
waveguides had extremely high loss resulting in an inability to fully test these devices. Work is 
ongoing in a new project to address the optical loss problem and simplify the fabrication of these 
switches. 
Finally, some exploratory work was done on incorporating high-permittivity materials into 
MEMS devices. The high-permittivity materials enable lower hold-voltages for MEMS switches 
which has been the limiting parameter on the switching voltage of these devices. This work 
experimentally demonstrated the viability of incorporating high-permittivity into MEMS with 
functional devices. 
Overall, this project was highly successful. The dynamic switching mechanisms proposed were 
demonstrated in a range of devices illustrating both a reduction in voltage required and high-
speed switching records. In addition, many new technologies were developed that have spawned 
a range of new projects. These results squarely place Sandia National Laboratories at the 
forefront of high-speed MEMS switching. 
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1.0 Introduction 
MEMS switching has been an area of significant research for a number of years. MEMS 
switches operate in a number of different domains with the most significant of those being 
electrical (low frequency), RF, optical, and fluidic. The functional benefits resulting from these 
switches have been hampered by either high voltage required (i.e. electrostatic and piezoelectric 
switching) or high power requirements (i.e. thermal and magnetic switching). In addition, all of 
these switching techniques have been hampered by slow switching speeds. Many mechanisms 
switch in speeds on the order of milliseconds while the fastest devices have been limited to at 
best a few microseconds. There is a fundamental relation between switching speed and voltage 
for electrostatic MEMS switches that dictates the speed achievable with MEMS devices. Figure 
1.1 shows a number of RF MEMS switches developed by a number of research labs and 
companies that shows the clear relation between switching speed and voltage. 
Standard electrostatic MEMS switching operates under quasistatic conditions. If the dynamic 
behavior is considered, and taken advantage of, the relation between the switching speed and 
voltage follows a different relation that allows both a decrease in voltage and a decrease in 
switching time. To achieve this requires that the MEMS device be designed specifically for 
dynamic electrostatic MEMS switching. 
Figure 1.1 Switching speed versus actuation voltage for a number of RF MEMS switches [1]. Note 
the clear relation between switching speed and voltage. 
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Through these techniques, we demonstrate both a reduction in actuation voltage and an increase 
in switching speed for both torsional and parallel plate devices. The trade-off to these dynamic 
switching techniques is that the control of the devices becomes more complex than for the simple 
quasistatic switching case. Judgment needs to be exercised in determining which switching 
technique provides the best performance for a given application. 
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2.0 Dynamic Switching Theory 
Taking advantage of the dynamic behavior of MEMS switches significantly improves the 
performance achievable. To understand the benefits of operating MEMS switches according to 
the dynamic switching principles requires first an understanding of standard electrostatic MEMS 
switching, since the behavior that enables dynamic switching is based on the standard switching 
technique. 
2.1 Standard Electrostatic MEMS Switching 
An electrostatic MEMS switch is comprised of two parallel plate electrodes, one of which is 
fixed and the other is suspended by a compliant structure that allows it to move. When a voltage 
is applied across the two plates, opposite signed charges build up on the two plates which exert 
an attractive force that pulls the plates together. Because of the nonlinearity of the force resulting 
from the electrostatic attraction, the plates experience an equilibrium bifurcation that results in a 
“pull-in” effect. This pull-in effect occurs at a voltage level defined by the design of the structure 
and is referred to as the pull-in voltage. This behavior is readily shown by analyzing the 
equations of motion of a lumped parameter model of an electrostatic switch. 
Figure 2.1 shows a lumped parameter model of a standard parallel plate electrostatic MEMS 
switch. The equation of motion for the movable plate is 
( )20
2
2 xd
AVkxxbxm −=++
ε&&& , (2.1)
where m is the mass of the plate, k is the spring constant of the suspending structure, b is the 
damping coefficient of the system, ε is the permittivity of free space, A is the overlap area of the 
two electrodes, d0 is the initial gap between the plates, and x is the displacement of the movable 
plate from its equilibrium position. 
According to standard operation, quasistatic conditions are assumed which allows the velocity 
and acceleration terms to be neglected. Solving then for the voltage gives 
( )
A
xdkxV ε
2
02 −= . (2.2)
Equation 2.2 has a local maximum at 30dx = . This point is the position at which the pull-in 
phenomenon occurs. The voltage associated with this pull-in position is 
Figure 2.1 Lumped parameter model of a standard parallel plate electrostatic actuator showing 
the open and closed position of the switch [2]. 
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8 30= . (2.3)
Equation 2.2 is plotted in Figure 2.2 with the voltage scaled by the pull-in voltage and the 
displacement, x, scaled by d0. The typical mode of operation of an electrostatic switch is also 
depicted in the Figure 2.2. The voltage is increased until it exceeds the pull-in voltage which 
causes the movable plate to snap into the pulled-in position. The pulled-in position is defined by 
the dielectric material or mechanical stops that keeps the two plates from touching and 
electrically shorting. We will refer to this air or dielectric layer as the isolation layer thickness, td. 
To release the plate from the pulled-in position requires that the applied voltage be lowered until 
it reaches the hold voltage threshold level. At this point, the movable electrode snaps free from 
the isolation layer. The hold voltage level is given by 
( )
A
ttdk
V ddh ε
2
02 −= . (2.4)
Figure 2.2 Applied voltage versus displacement equilibrium curve for a parallel plate electrostatic 
actuator [3]. 
 13
Note that the isolation layer thickness determines the level of the hold voltage. If the layer is very 
thin, the hold voltage will be very low. The minimum isolation layer thickness is determined by 
the actuation voltage required by the switch and the breakdown field of the isolation layer 
material. In Equation 2.4, we assume that the relative permittivity of the isolation layer is unity 
but this is often not the case. By using an isolation material with a higher permittivity, the hold 
voltage is reduced for a constant isolation layer thickness. For dynamic switching, this can be a 
desirable mechanism and is explored in Section 6.0. 
A comparable derivation is possible for torsional electrostatic MEMS switches. The behavior is 
similar to the parallel plate structure, with some subtle differences. For instance, the local 
maximum associated with the pull-in phenomenon is shifted slightly to the right. The equilibrium 
curve associated with the torsional electrostatic actuator is plotted in Figure 2.3. For the full 
derivation of the torsional switch behavior, see [3] reprinted in Appendix A. 
Figure 2.3 Applied voltage versus displacement equilibrium curve for a torsional electrostatic 
actuator [3]. 
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2.2 Dynamic Electrostatic MEMS Switching 
The dynamic switching approach requires a more complex structure than that shown in Figure 
2.1. One additional fixed electrode or plate is required and needs to be positioned such that the 
two fixed electrodes are symmetrically located around the movable plates’ zero bias equilibrium 
position. The switch operates between the two pulled-in positions defined by the fixed 
electrodes. Figure 2.4 shows the required electrode arrangement for a parallel plate actuator with 
the two switch positions during operation. 
For a torsional switch, the structure required for dynamic switching is the same structure 
typically used for standard torsional switching. A lumped parameter model illustrating this 
structure is shown in Figure 2.5. In this case, the switch rotates from one pulled-in position to the 
opposing pulled-in position. This means that most torsional electrostatic MEMS switches can 
operate with the dynamic switching technique as constituted. 
 
Dynamic switching operates between the two opposing pulled-in positions defined by the two 
fixed electrodes on either side of the moving electrode’s unactuated equilibrium position. 
Because the switch is always in one of two pulled-in states, the switch always possesses stored 
energy in the mechanical domain to drive switching. 
The switch operation is initiated by the release of the voltage holding the movable electrode in its 
Figure 2.5 Lumped parameter model of a torsional electrostatic actuator. Note the two fixed 
electrodes placed symmetrically relative to the rotating electrode. 
Figure 2.4 Lumped parameter model of the structure required for dynamic operation of a 
parallel plate electrostatic actuator. The two pulled-in positions, which constitute the two switch 
positions during operation, are also shown [2]. 
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initial pulled-in position. Upon release from one pulled-in position, the movable electrode will 
accelerate, overshoot its equilibrium position, and come near the second fixed electrode if the 
system is underdamped. Due to this close proximity, the second electrode can catch and hold the 
movable electrode in a pulled-in position with a voltage less than the pull-in voltage. 
The hold voltage, defined in Equation 2.4, is the lower limit of the actuation voltage for the 
dynamic switching technique; however, the actuation voltage may need to be higher if the 
mechanical resonance quality factor is too low. A quality factor as low as five can provide an 
appreciable decrease in the required actuation voltage [2]. 
Under normal operation, the switch operates at a voltage just above the hold voltage. However, 
the switch requires initialization (i.e. initial pull-in of the movable electrode from its undeflected 
equilibrium). This can be achieved by applying a relative large voltage that exceeds the pull-in 
voltage; however, this then requires that the isolation gap between the electrodes be able to hold 
off this high voltage and thus be thicker than would be required by just the hold voltage. This 
additional thickness leads to an increase in the hold voltage and reduces the performance 
improvements resulting from the dynamic switching approach. However, by again taking 
advantage of system dynamics, this initial pull-in can also be achieved at a voltage much less 
than the pull-in voltage [3]. 
The switch can be initialized by applying a voltage signal at the resonant frequency of the device 
such that energy is built up in the mechanical resonance of the structure. When there is sufficient 
energy stored in the mechanical resonance, the device will achieve a pulled-in state. This allows 
the switch to be initialized at a voltage less than the pull-in voltage of the device. 
2.3 Initializing the MEMS Switch (Resonant Pull-in) 
The concept behind initialization of the switch with resonant pull-in is that energy is injected into 
the mechanical system over time and thus allows for a lower voltage to be used than would be 
required if a simple ramp or step function signal were applied. The lower initialization voltage 
that is provided by the resonant pull-in technique allows a thinner isolation layer to be used and 
thus reduces the hold voltage level. Combining the resonant pull-in with the dynamic switching 
creates a system optimized for the fastest possible switching speed at the lowest voltage possible.  
A detailed analysis of the dynamic behavior leading to pull-in was conducted. This analysis is 
found in [3], included in Appendix A. 
2.4 Discussion of Design Considerations 
The hold voltage is defined by the effective gap between the electrodes when the suspended 
structure is in its pulled-in position. The thickness of this gap need not be large but the gap does 
need be thick enough to maintain electrical isolation between the two electrodes. If the operating 
voltage is low, the gap can be very narrow. 
The isolation gap is sometimes defined by a dielectric material in between the two plates 
(deposited on either the fixed electrode, the moving electrode, or in some cases both electrodes). 
In other devices, the isolation layer is created by using mechanical stops to limit the motion of 
the movable electrode before it comes into contact with the fixed electrode. In this case, the 
dielectric between the two is air, some other gas, or vacuum. 
Whatever comprises the dielectric separating the two electrodes, the key material parameter 
metric to judge candidate materials by is the product of the relative permittivity of the material 
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with its dielectric strength. A high permittivity makes a dielectric layer appear thinner to the two 
electrodes. A high dielectric strength allows a thinner dielectric layer to be used. Thus, both 
material parameters are equally important in determining the ideal material. As part of this 
project we explored the use of high-permittivity materials in electrostatic MEMS switches (see 
Section 6.0).  
Another important consideration for the dielectric material used in the MEMS structure is its 
propensity for dielectric charging. This can be a significant problem for MEMS electrostatic 
switches. The least likely devices to exhibit dielectric charging are structures where the dielectric 
layer is defined by mechanical stops. This may not be possible or desirable in all situations. An 
alternative approach that we used to reduce dielectric charging was to operate the switches in 
vacuum. We experienced much less charging when we tested our devices in vacuum as compared 
to air. The vacuum operation also allowed an increased mechanical quality factor which is a 
benefit to the dynamic switching behavior. 
One last design consideration for high-speed MEMS switches is that through particularly good 
design practices the voltage can be lowered dramatically, thus allowing the stiffness of the 
MEMS structure to be increased to allow for high-speed switching. However, the stiffness of the 
structure can only be increased to a certain degree due to limitations imposed by material 
properties and device geometries. These limitations determine the ultimate speed at which a 
MEMS device can switch. For the very smallest MEMS (NEMS) switching structures, switching 
speeds of 1 ns are theoretically possible [4]. 
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3.0 Large MEMS Micromirror Switching 
For the initial demonstration of the dynamic switching technique we took advantage of the fact 
that most torsional micromirror devices have the required structure for dynamic switching. A 
lumped parameter model of the structure of a MEMS micromirror device is illustrated in Figure 
2.5.  
3.1 Mirror Device 
The device we used was a relatively large MEMS micromirror device developed at Sandia 
National Laboratories. An SEM image of the device is in Figure 3.1. This device has both a large 
mirror surface (120 μm × 160 μm) and a large angular displacement (±10°). This device was 
designed and fabricated in the SUMMiT VTM process. 
3.2 Testing Results 
This micromirror device was set up in a test stand that included an illuminating laser, computer 
control of the actuation voltage of the device, and a position sensitive optical detector (PSD). 
The output of the PSD was collected and compared with the applied voltages to determine the 
system response. These tests were all performed in air. The quality factor of the mechanical 
system was in the range of five to ten. 
 
Figure 3.1  SEM of the large MEMS mirror device. The mirror surface is 120 μm by 160 μm. 
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Figure 3.2 Plots showing the applied voltage and the resulting dynamic switching of the large MEMS 
torsional mirror[2]. 
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Figure 3.3  Plots showing the applied voltage and the resulting resonant pull-in of the structure. 
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Figure 3.2 shows the results of a test indicating successful dynamic switching. This is indicated 
by the ability to switch between pulled-in positions at a voltage lower than the pull-in voltage of 
the MEMS micromirror. To initialize the switch (intitially pull-in the device), we applied a 
voltage that exceeded the pull-in voltage (74 V for this device). Once pulled-in, we lowered the 
voltage to 53 V which was just above the hold voltage of 49 V and switched the 53 V bias 
between the two fixed electrodes. As seen in Figure 3.2, with this change in bias, the structure 
switched between the pulled-in positions defined by the fixed electrodes. The switching time for 
the device was 25 μs (0 to 100%). Note that a small delay was included between turning the 
voltage off of one of the fixed electrodes and turning it on the other fixed electrode. This delay 
was necessary for the switching to operate properly.  
We also performed tests related to the resonant pull-in of the MEMS micromirror device. Figure 
3.3 shows the results of these tests. The applied voltage was below the pull-in voltage yet after 
about the fourth cycle, the structure reached an amplitude that brought the micromirror into 
contact with the fixed electrode on the side that the voltage was applied to. Because of the 
constraints of the computer control of the applied voltage, it was difficult to move from a square 
wave to a constant voltage so it was not possible to catch the switch in its pulled-in state; 
however, had there been more flexibility in the applied voltage this would have been trivial to 
accomplish. The key thing that this test demonstrated was that the device performed as expected 
with the resonant pull-in technique. The voltage used in this test was 65 V. With higher quality 
factors (i.e. vacuum operation), this voltage is expected to go down dramatically. 
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4.0 Fast MEMS Micromirror Switching 
Optical MEMS micromirrors have unique characteristics that make them appealing for such 
applications as telecommunications, projection displays, quantum computing, and wavefront 
correction. One performance characteristic that has limited the application of MEMS 
micromirrors is switching speed. Prior to this work, the switching speeds reported for MEMS 
micro-mirror devices have been in the range of a few microseconds to milliseconds [5-7].  
As part of the high-speed switching project, we developed a high-speed MEMS micromirror 
device. This research was motivated by the need within Quantum computing for a chip with a 
large number of high-speed optical switches. These switches needed to switch faster than one 
microsecond and ideally would be competitive with acousto-optic modulators (i.e., switching 
speeds on the order of 100 ns). The devices we designed and tested switched between states in 
225 ns and are therefore competitive with acousto-optic modulators but with the additional 
beneficial characteristics of micromirrors (e.g. cost, size, integration ability, low-power, etc.). 
4.1 Design 
The design of these MEMS micromirror devices was driven by high-speed switching. To achieve 
this goal, there were several important considerations. In general, the mechanical resonant 
frequency of a MEMS switching device is closely tied to the switching speed. This is especially 
true of MEMS switches using the dynamic switching approach. For a micromirror device that 
operates in a torsional mode, the resonant frequency is ( ) 2/10 / Ik=ω , where k is the stiffness of 
the torsional spring and I is the mass moment of inertia of the moving mirror plate. Therefore, to 
achieve high-speed switching requires that the mass moment of inertia be reduced while the 
stiffness is increased. Without any other changes, this leads to an increase in the operating 
voltage and higher stresses in the material. To alleviate these two issues, the gap between the 
plates was minimized at the cost of a smaller angular displacement between the switching states. 
The micromirror plate is essentially a rectangular plate. The mass moment of inertia of a plate of 
this nature rotated about the axis defined by the torsional springs is 
32
12
1
12
1 thbmbI ρ== , (4.1)
where m is the total mass of the plate , b is the long dimension of the plate orthogonal to the axis 
of rotation, h is the long dimension of the plate parallel to the axis of rotation, t is the thickness 
of the plate, and ρ is the density of the material comprising the plate.  
To minimize the mass moment of inertia of the plate requires either a change in one of the 
dimensions of the plate or changing the material, and thus the density, of the plate. Because of 
the cubic exponent on the b dimension, manipulating this term has the strongest effect, however, 
it is normally desirable for mirrors to have an aspect ratio close to one.  
The thickness of the plate can be reduced only to the extent that deformations of the mirror 
surface don’t exceed the planarity metric required for the application. This constraint brings into 
consideration the Young’s modulus of the material forming the mirror plate. A material with a 
high modulus will deform less for a given thickness than a material with a low modulus. 
Because of our constraint to use SUMMiT VTM for fabrication of the devices, the material was 
fixed as polysilicon. This also fixed the defined the thicknesses that could be used for the 
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micromirror plate (essentially the thicknesses of the different polysilicon layers or a combination 
of them). 
The torsional stiffness is defined by the torsional springs that suspend the micromirror plate 
above the substrate. A simple torsional spring that is commonly used is just a fixed-fixed beam 
between the micromirror plate and the substrate. This beam operates in a twisting mode with a 
torsional stiffness of 
 
t
tt
L
hbGkk
3
1= , (4.2)
Where G is the shear modulus, bt is the long dimension of the rectangular cross-section of the 
beam, ht is the short dimension of the rectangular cross-section of the beam, Lt is the length of 
the beam, and k1 is a parameter dependent on the aspect ratio of the beam cross-section (bt/ht). 
Values for k1 are given in Table 4.1. 
Table 4.1 k1 parameters for a range of beam cross-section aspect ratios [REFERENCE]. 
b/h 1 1.5 2 2.5 3 4 
k1 0.141 0.196 0.229 0.249 0.263 0.281 
The shear modulus is related to Young’s modulus, E, and the Poisson ratio, ν. 
( )ν+= 12
EG , (4.3)
From Equation 3 it is apparent that there are three independent geometric parameters to vary in 
the design of the torsional spring as well as the shear modulus (which is varied by using different 
materials for the spring). In our design, the shear modulus is fixed by the SUMMiT VTM 
polysilicon. Also, the thickness of the spring (which could correspond to either bt or ht, 
depending on the final design) is constrained to the layer thicknesses of SUMMiT VTM. This 
leaves just two parameters to freely vary in the torsional spring design, the spring length and the 
spring width. (It should be noted that there are two springs on each micromirror providing a total 
torsional stiffness twice that given by Equations 4.2). In the actual spring designs, the connecting 
points of the springs were rounded to reduce stress concentrations at those points. This resulted 
in an increased stiffness of the torsional springs above that predicted by Equation 4.2. 
The requirements for these mirrors were to have a mirror surface of at least 20 μm × 20 μm and 
to have a switching speed of less than a microsecond. This means that, the resonant frequency 
needs to be approximately 500 kHz or higher (assuming that a switch operation requires the time 
of about one-half resonant cycle). 
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We designed a number of micromirror devices that use the poly1 and poly2 layers. In some 
instances the poly1 layer was used for the micromirror and poly2 was used as the torsional 
spring. In other instances, the usage was reversed. Table B.1 in Appendix B shows a complete 
listing of the different designs created. The resonant modes of the designs were evaluated to be 
certain that the lowest frequency mode was the torsional mode of the mirrors. Figure 4.1 shows 
the three lowest resonant modes of device #32. This mirror uses poly2 for the mirror surface and 
poly1 for the torsional spring. The mirror surface is 40 μm × 40 μm. 
Figure 4.1 Three lowest frequency modes of the device #32. The frequency of the mode shown in 
A) is 830 kHz (torsional), B) is 3.1 MHz (bending), and C) is 5.9 MHz (twisting). 
(A) 
(B) 
(C) 
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Figure 4.2 (A) Die layout for chip containing devices 1-16, and device 33 (along with other 
unrelated devices). (B) Die layout for the chip containing devices 17 through 32 and 34 (along 
with other unrelated devices. 
(A) (B) 
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Figure 4.3 Example layouts of the two basic designs. A) utilizes the poly 1 layer for the mirror and 
the poly 2 layer for the torsional spring. B) uses the poly 1 layer for the torsional spring  and the 
poly 2 layer for the mirror.  
(A) 
(B) 
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Figure 4.4 Combined mirror designs for achieving very high stiffness. A) combines two mirrors 
where the poly 1 layer is used for the torsional spring and poly 2 is used for the mirror structure. 
B) combines two mirrors where the poly 1 layer is used for the mirror structure and the poly 2 
layer is used to create the torsional spring. 
(A) 
(B) 
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For device #32, the predicted resonant frequency indicates a switching time of 602 ns. This is a 
conservative estimate because the electrostatic forces driving the switching will, even with the 
dynamic operation, reduce the time required for switching below one-half the time for a resonant 
cycle. The range of devices included designs that had mirrors sized as small as 20 μm × 20 μm. 
Some of these devices had torsional resonant frequencies as high as 3.6 MHz, corresponding to a 
(conservative) switching time estimate of 140 ns. The smaller mirror sizes of these higher speed 
devices results in a smaller actuator area and therefore higher pull-in and hold voltages.  
Figure 4.2 shows the die layout of the two modules containing the different device designs. 
There are two basic designs. One design uses the Poly1 layer as the mirror surface and the Poly2 
layer as the torsional spring. The other design reverses the usage of those layers. Example 
layouts of each of those two basic designs are illustrated in Figure 4.3. 
The constraints on the metallization in SUMMiT VTM would not permit the application of 
aluminum to the Poly1 or Poly2 layers. We did design some metallized structures to evaluate the 
roughness and curvature of the surface resulting from the metal deposition but this required that 
we build up the mirror surface with the higher poly layers. These designs are included in the die 
layout and are numbered according to the design that they were built up on. 
One of the challenges in designing these mirrors was achieving a high torsional stiffness. To 
address this, two designs were created where two mirrors were connected with bending tethers to 
provide a “folding” style operation. This allows for a total stiffness resulting from the four 
torsional springs holding the two connected mirrors as well as the folding tethers connecting the 
two mirrors. The layouts for these designs are shown in Figure 4.4.  
4.2 Fabrication Results 
The MEMS micromirror device was fabricated with Sandia National Laboratories’ SUMMiT 
VTM MEMS fabrication process [8]. The SUMMiT VTM process uses polysilicon for the 
structural material and silicon oxide as the sacrificial material. There are five distinct layers of 
polysilicon in the process. Chemical mechanical polishing (CMP) is utilized to smooth the 
silicon oxide layers prior to the deposition of the polysilicon layers. Owing to the fact that this is 
a standard process at Sandia National Laboratories, the devices resulting from the fabrication 
process were impressive.  
Figure 4.5 shows SEM images of a typical device #32. The micromirror plate portion of the 
structure is formed out of the third polysilicon layer (Poly2) and is 40 μm by 40 μm by 1.5 μm 
thick. The torsional springs on either side of the plate are formed from the second polysilicon 
layer (Poly1) and are 1.0 μm thick, 3 μm long, and 2 μm wide. The fixed electrodes located 
underneath the micromirror plate for electrostatic actuation are formed by laminating the first 
and second polysilicon layers together (Poly0 and Poly1). The gap between the fixed electrodes 
and the torsional plate is 0.3 μm. The overlap area between each fixed electrode and the torsional 
plate is 480 μm2. Mechanical stops are employed to keep the plate from coming into contact with 
the fixed electrodes. The mechanical stops are also comprised of the first and second polysilicon 
layers laminated together but are electrically isolated from the fixed electrodes. 
Figure 4.6 shows SEM images of device 16. The micromirror plate for this device is also 40 μm 
by 40 μm but since it is comprised of the poly1 plate it is only one micron thick. Note that the 
torsional spring is on the top of the plate and is composed of the poly 2 layer. The gap between 
the torsional plate and the fixed electrodes is 0.5 μm. 
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Figure 4.5 SEM images of device 32. The mirror structure is 40 μm × 40 μm. 
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Figures 4.7 shows an SEM image of a device that has additional poly layers built up on the 
mirror which allows the metallization layer for a better mirror surface. We analyzed the surface 
quality of the metallized mirror using a white-light interferometetry based profilometer. Figure 
4.8 shows the results from that profilometer measurement. The RMS roughness of the aluminum 
surface was under 5 nm. The surface of the micromirror had some curvature. This is likely due to 
Figure 4.6 SEM images of micromirror device 16. The micromirror plate is 40 μm by 40 μm. 
Figure 4.7 SEM image of device 32 with built up poly layers and metallization layer. 
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the tensile residual stress of the aluminum film. The radius of curvature of the mirror was 
measured to be about 8 mm.  
  
Figure 4.9 shows the fabricated results for the micromirror designs that combined two mirror 
devices together in a folding mechanism to allow increased stiffness. The fabrication results of 
both designs appeared to be quite good. 
 
4.3 Switching Results 
The switches were tested in a series of experiments to characterize their behavior. The first tests 
performed were quasistatic tests where the applied voltage was ramped up slowly and 
measurements were made of the angle of the mirror surface. These tests were conducted for all 
32 single mirror designs. The results of these tests are summarized in Table 4.2 with plots of all 
the data in Appendix C. In places where the data did not follow the traditional pull-in behavior, 
Figure 4.8 Veeco white-light interferometry based profilometer measurement of the surface of the 
metallized mirrors. 
Figure 4.9 SEM images of the two mirror designs that combined two mirrors in a folding style 
operating to allow for increased stiffness. A) uses the Poly2 layer for the mirror structure and B) uses 
the Poly1 layer for the mirror surface. 
(A) (B) 
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an “NA” was placed in the table. This result indicates that either the design of the structure did 
not perform in the traditional manner (many of the aggressive designs fell into this category) or 
the structure itself was damaged somehow. The angle of the mirrors was determined using 
interferometry. 
 
 Table 4.2 Quasistatic test results for micromirror devices. NA indicates a value was not obtained. 
Device # State #1 Vpi State #1 Vh State #1 
Angle 
State #2 Vpi State #2 Vh State #2 
Angle 
1 NA NA NA NA NA NA 
2 NA NA NA NA NA NA 
3 NA NA NA NA NA NA 
4 75 NA NA 75 60 -1.95° 
5 62 52 2.15° 60 48 -2.23° 
6 90 NA 1.66° 75 NA -1.78° 
7 45 NA 1.89° 45 NA -1.94° 
8 NA NA NA  NA NA NA 
9 42 38 1.78° 44 40 -2.01° 
10 48 34 1.72° 50 38 -1.72° 
11 44 20 1.55° NA NA NA 
12 52 38 1.43° 52 38 -1.60° 
13 32 20 1.49° 36 22 -1.72° 
14 34 NA 1.43° 44 18 -1.49° 
15 30 NA 1.60° 52 NA -1.49° 
16 38 22 1.09° 28 22 -1.26° 
17 68 62 1.26° 66 62 -1.43° 
18 NA NA NA NA NA NA 
19 58 52 1.49° NA NA NA 
20 50 34 -1.26° 48 26 -1.26° 
21 34 34 1.38° 34 30 -1.38° 
22 50 40 1.26° 44 34 -1.03° 
23 48 42 1.14° 54 48 -1.09° 
24 32 28 1.03° 36 28 -1.20° 
25 30 18 1.15° NA NA NA 
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26 NA NA NA 28 14 -1.15° 
27 40 28 0.92° 32 30 -0.097° 
28 40 24 0.97° 32 22 -0.92° 
29 28 32 0.97° 38 18 -0.92° 
30 NA NA NA NA NA NA 
31 20 16 0.97° 18 24 -0.92° 
32 24 16 0.86° NA NA NA 
 
We tested the metallized mirrors to show that they also are operational. Figure 4.10 shows the 
results of one of those tests. The total displacement of the edge of the micromirror is 
approximately 0.6 μm. The total reflection angle change between states is just under 2°. 
 
The switching tests exploring switching speed and dynamic switching used device 32. Device 32 
had the largest overlap area of the electrodes combined with the smallest gap. This made the 
capacitance changes associated with device 32 the largest and thus allowed the best chance for 
the control circuitry to perform well. 
The switching speed and dynamic switching tests were performed in a vacuum chamber. Under 
quasistatic conditions the mirror tested had a pull-in voltage of 19.7 V and a hold voltage of 14.5 
V. The resonant frequency was found to be 750 kHz. Figure 4.11 (A) shows the test setup used 
for characterizing the performance of the micromirror switch. The two inputs to the PCB are the 
bias voltage from the voltage source and the switch control signal from the waveform generator. 
The switch control signal controls a transistor that switches the voltage applied to the 
micromirror from the bias voltage to ground. One of the fixed electrodes is always held at 
ground and the other is always held at the bias voltage. Depending on the voltage applied to the 
Figure 4.10 showing an actuated micromirror (device 32) with metallization. 
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micromirror, the micromirror will be pulled-in to one or the other of the fixed electrodes. The 
high-voltage transistor controlling the bias voltage has an 85 ns delay time. The vacuum chamber 
was held at 1.5×10-5 torr during testing. 
By switching between pulled-in states, the device avoids long settling times for mechanical 
vibrations that are typically observed with MEMS micromirrors when they are not mechanically 
held in place. 
The switch test results are given in Figure 4.11 (B). The switching time for the micromirror 
device was 225 ns. The bias voltage used for the switching tests was 22 V. During testing, the 
switch was operated at repetition rates of up to 100 kHz. The device exhibited no failure over 
hundreds of millions of cycles.  
Dynamic switching was also evaluated with this device. The first effort was directed toward the 
demonstration of the dynamic pull-in effect with the MEMS mirror devices. Resonant pull-in 
converts electrostatic energy into mechanical energy, which is stored in the mechanical 
resonance of the structure. A certain amount of energy is required to achieve pull-in. By building 
up mechanical energy over a number of cycles, the voltage required for pull-in is reduced. 
Resonant pull-in was achieved by driving the device at resonance using the positive feedback 
oscillator circuit shown in Figure 4.12. A DC bias voltage (which must exceed the hold voltage 
to achieve pull-in) is applied to the device, causing the mirror to deflect due to voltage changes at 
the amplifier output. Dynamic mirror deflections produce a time varying current at the input of 
the oscillator sustaining amplifier due to the change in capacitance between the mirror and the 
electrode, completing the positive feedback loop. When the resonance achieves sufficiently high 
amplitude such that the structure comes very near to making contact, the structure will be pulled 
in and held in place by the DC bias voltage. Resonance allows for switching at voltages much 
less than the quasi-static pull-in voltage.  
Figure 4.11 (A) is a schematic representation of the test set-up. (B) shows the results of the 
micromirror switch testing. Total switching time is 310 ns. 85 ns is due to the control circuit delay, 
indicating that the MEMS micromirror switches in 225 ns. The bias voltage applied for these tests was 
22 V. 
(A) (B) 
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The hold voltage is the minimum voltage required to hold the switch once it is pulled in and sets 
the lower limit on the bias voltage required to achieve resonant pull-in. Once the device is 
initially pulled in using resonant techniques, switching can be achieved using a voltage slightly 
above the hold voltage. Thus the voltage required for the initial pull-in sets the maximum voltage 
required for the switch. High quality factors are required for the resonant pull-in voltage to 
approach the hold voltage. A low quality factor indicates that the mechanical structure is less 
efficient at storing energy in resonance, thus requiring a higher actuation voltage. 
Figure 4.13 shows a schematic diagram of how the voltages were applied to the structure for 
network analyzer testing.  Figure 4.14 is the fundamental resonant peak (751 kHz) of the device 
at a bias voltage of 12.5 V and RF power of -50 dBm. The quality factor is 3000 under a 40 
mTorr vacuum. 
Figure 4.15 shows three output waveforms from the oscillator circuit with increasing bias 
voltage. With the mirror bias voltage very close to the hold voltage large non-linearities are 
present, indicating resonant pull-in is about to occur. When the structure pulls in, the oscillator 
circuit output waveform becomes flat. 
Figure 4.12 Resonant pull-in oscillator schematic. 
Figure 4.13 Schematic drawing indicating the voltages applied to the torsional MEMS device 
during network analyzer testing. A 2.3 V DC bias voltage is applied to one of the electrodes to 
mimic the DC offset of the amplifier in Figure 4.12, providing consistent pull-in and hold voltage 
measurements between the two test techniques. 
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Figure 4.14 Typical resonant peak observed during the testing and characterization of the 
torsional MEMS device. The device was in a 40 mTorr atmosphere with an applied bias of 12.5 V 
and -50 dBm RF power. The resonant peak was at 750.7375 kHz with a quality factor of 3000. 
Figure 4.15 Comparison of the waveforms resulting from the oscillator circuit driving the 
resonance of the torsional MEMS device. Note that with increasing bias, the period of the 
waveform is increasing. Also, at the bias of 14.55 V (just prior to achieving resonant pull-in) the 
waveform is beginning to show some higher frequency information. Upon achieving resonant 
pull-in, the output waveform becomes flat (not shown). 
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Figure 4.16 shows the change in resonant frequency (both oscillator and network analyzer 
outputs) that results from increasing the applied DC bias to the structure. The quasi-static pull-in 
and hold voltages were found using a network analyzer to determine what state the structure was 
in (i.e. pulled-in or free to resonate). Resonant pull-in was achieved using the oscillator circuit at 
14.6 V, while the standard quasi-static pull-in voltage was found to be 19.7 V. The hold voltage 
was measured to be 14.5 V using both the oscillator circuit and network analyzer. With resonant 
pull-in, we demonstrated pull-in at a voltage that was more than 25% less than the standard pull-
in voltage and only 100 mV above the hold voltage.  
Dynamic switching between the pulled-in states was attempted with the switching circuit 
described earlier where one fixed electrode was set at ground and the second was set at a bias 
voltage and the torsional mirror electrode was switched between the ground and the bias voltage. 
With this arrangement, dynamic switching between the pulled-in states was not achieved at 
voltages below the quasi-static pull-in voltage. This was likely due to the moving electrode 
bouncing away from the pulled-in state after coming into contact with the mechanical stops. 
Because the hold voltage was only 25% less than the pull-in voltage and because the voltage 
switching occurred immediately, the moving electrode actually came into contact with the 
mechanical stops at a high velocity leading to a significant bounce. The solution to this is to 
provide a delay in switching between voltages so that the moving electrode did not accelerate 
beyond that provided by the forces from the springs. However, the switch circuit developed did 
not provide such a delay and therefore switching at less than the pull-in voltage was not achieved 
with this device. A redesign of the switching circuit allowing for a delay is anticipated to solve 
this problem. However, while this would lead to a 25% decrease in the voltage, it would also 
Figure 4.16 Plot showing the effect of the bias voltage on the resonant frequency of the MEMS 
device. Also shown is the non-resonant and resonant pull-in voltages. The resonant pull-in voltage 
represents more than a 25% reduction in the voltage required to achieve pull-in. The resonant 
pull-in voltage is achieved at a voltage that is just 100 mV above the hold voltage. 
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slow the switch down by almost a factor of three. This does not seem like a worthwhile design 
trade-off. 
4.5 Discussion 
The results of the micromirror device design and testing indicate an order of magnitude 
improvement in switching speed compared with any other MEMS micromirror device. This 
improvement in switching speed opens many new possibilities for micromirror applications. 
These applications include ion-trap based quantum computing, telecommunications, high-
resolution scanning micromirror projection displays, and many other applications that currently 
use acousto-optic modulators [9]. 
Further improvements in switching speed can be realized by decreasing the size of the mirror 
(micromirrors with dimensions as small as 10 μm × 10 μm have been shown to be useful [5]). 
This should reduce switching speeds further with the possibility of reaching sub 100 ns switching 
times with a micromirror device. 
The dynamic switching concepts were demonstrated to a limited extent. Resonant pull-in was 
achieved while dynamic switching between pulled-in states was not demonstrated. The torsional 
structure did not allow a significant reduction in the actuation voltage. The torsional structure 
does not come into intimate contact with the fixed electrode which limits the hold voltage to a 
significant fraction of the pull-in voltage. Therefore, the dynamic switching techniques do not 
provide a significant benefit. (It is likely to be more desirable to design the structure with a more 
compliant torsional spring to achieve a lower actuation voltage if that is the design objective.) 
If the fixed electrodes can be designed so that they are slanted (or effectively slanted by a 
stepped edge) according to the angle achieved at pull-in by the moving electrode, the hold 
voltage can be reduced to the point where dynamic switching techniques may make sense to 
utilize. 
 38
 39
5.0 Integrated Optical MEMS Switching 
Combining MEMS with integrated optics to create optical switching devices have the potential 
to create very high speed switching structures. The high speed switching potential comes from 
the fact that less mass is required to move for an integrated optical switch than for a free-space 
optical switch based on a micromirror structure. In addition, if evanescent coupling is used as the 
switching mechanism, only a relatively small displacement is required to switch the light from 
one waveguide to other. This small displacement further adds to the high-speed switching 
potential of the device. Furthermore, the evanescent coupling based switching provides a 
mechanism that can, in theory, provide for 100% switching of the light. The more common 
approach of using end-coupling will always have losses due to the change in index experienced 
by the light. Dynamic switching can also be used to further lower the voltage and/or increase the 
switching speed of the devices. 
 
5.1 Design 
The approach taken in developing the MEMS waveguide switch device was to develop the optics 
and the MEMS structure separately. When sufficiently developed, the MEMS structure was 
integrated with the waveguides to demonstrate the full switching structure. 
The MEMS structure was designed in a single polysilicon layer where all of the switching 
structures, the two fixed electrodes and the single moving electrode, were all created within the 
single layer. The moving electrode was designed as a fixed-fixed beam. The sacrificial layer was 
silicon oxide with the release being accomplished by a timed HF etch. This allowed for a simple 
MEMS structure that provides relatively simple fabrication of the MEMS device. 
Figure 5.1 Mask layout for the MEMS structure design. (A) shows the entire reticle. (B) shows device 7 
from die 8. 
(A) (B) 
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The layout for the MEMS switch structure is shown in Figure 5.1. Note the fixed-fixed beam 
width is much less than the width of any other structure. This significant difference in width 
allows a fairly straightforward timed etch release. The one complicated portion of the process 
was the electrical isolation of the MEMS structure. This was accomplished by releasing the 
structure with a timed release, coating the structure with silicon nitride, refilling the structure 
with PSG (phosphorus doped silicon oxide) to allow the metallization to be completed followed 
by a final release of the device. A full listing of the different device designs is in Appendix D. 
Some of the devices were isolated electrically using high-permittivity dielectric materials. These 
materials allow a lower hold voltage for the same thickness material and therefore can be 
significant for dynamic switching. These devices are described in Section 6. 
5.2 MEMS Fabrication 
The fabrication process flow is shown in Figure 5.2. The most significant challenge encountered 
during fabrication was the CMP of the PSG to allow for metallization to be accomplished. The 
PSG was rapidly removed during the CMP resulting in thinning of the silicon nitride layer. This 
did not cause a significant problem because the electrical isolation needed to be on the sidewalls 
of the moving and fixed electrodes while the top silicon nitride was not critical. 
 
Figure 5.2 fabrication process flow for the MEMS switching device. 
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Figure 5.3 shows a typical device resulting from the fabrication of the device. The fabrication 
results were quite good resulting in a high yield of functional devices. 
5.3 MEMS Testing 
The devices were tested according to the schematic shown in Figure 5.4. The devices are simple 
mechanical switches and there do not have any active electrical or optical contacts with which to 
get a strong switching signal from. To monitor the switching, we tightly focused light onto the 
switching structure and monitored the intensity of the reflected light. The intensity of reflected 
light was modulated slightly by the movement of the beam allowing us to monitor the switching.  
Figure 5.4 Test set-up for the MEMS strain-energy switching structure. The position of the movable 
beam is sensed by focusing light onto the beam and measuring the reflected light with a 
photodetector. The intensity of the reflected light is dependent on the position of the beam. The two 
arbitrary waveform generators are synchronized to achieve the necessary timing for the switch 
signals. The device is tested in a vacuum chamber to improve the mechanical Q and avoid dielectric 
charging. 
Figure 5.3 Typical switching structure showing the effect of the CMP on the silicon nitride layer 
of the device (the darkened region of the center movable electrode is a residual portion of the 
silicon nitride film). 
30μm 
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Figure 5.5 Input voltage signals with the resulting reflected optical intensity from the device. (A) 
demonstrates the strain-energy switching method allowing switching from one pulled-in state to the 
other with voltages below the pull-in voltage. In (B) the timing of the two voltage signals is slightly 
offset, causing the device to not operate according to the strain-energy switching method. In both (A) 
and (B) an initial voltage is shown that is higher than the pull-in voltage. This is to initially pull-in the 
structure to “initialize” it for operation according to the strain-energy switching technique. Note that 
the reflected optical intensity data presented here was low-pass filtered to remove high frequency 
noise. Thus, the switching times that these plots seem to indicate are not the actual switching speeds. 
(A) 
(B) 
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The test results are given in Figure 5.5. The signal-to-noise ratio resulting from this test set-up 
was very weak. To clarify the signal, the output was low-pass filtered. The low-pass filtering 
caused the signal to not represent well the switching speed. In other tests, the switching speed 
was found to be between 350 ns and 500 ns. A more precise measurement was impossible due to 
the noise in the signal. This range corresponds well to the expected speed found by taking the 
time for one half of a mechanical cycle at the resonant frequency (i.e. 658 ns) as an upper bound 
and then considering that the actual switching time will be faster due to the applied voltage and 
the nonlinear Duffing spring effect causing additional acceleration towards the destination 
electrode. 
The structure’s first resonant mode was at 760 kHz. The pull-in voltage was 48 V, with a 30 V 
hold voltage. Figure 5.5 shows that after an “initialization voltage” that exceeded the pull-in 
voltage, the structure was switched back and forth between pulled-in states with voltages that 
were less than 75% of the pull-in voltage (35 V). The suspended beam displaced a total of 1.8 
μm during the switch operation. This switching speed combined with the total displacement of 
the switch and actuation voltage is a significant improvement in switching performance over 
standard parallel plate MEMS switches (approximately an order of magnitude improvement). 
5.4 Waveguide Design and Fabrication 
The second portion of the effort to develop the MEMS integrated optical switches was to 
develop low-loss waveguides in silicon. Previous work at Sandia National Laboratories 
developed low-loss waveguides in silicon nitride, however, the silicon nitride waveguides have a 
Figure 5.6 layout of the silicon integrated optics test mask. Mask includes couplers, ring 
resonators, and folded waveguide structures of a variety of dimensions to determine performance 
and optical loss. 
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larger cross-section and require much thicker cladding layers making integration with MEMS 
more challenging. 
In the development of the silicon waveguides, amorphous, polycrystalline, and crystalline silicon 
waveguides were explored. The crystalline silicon waveguides came from silicon-on-insulator 
(SOI) wafers. The polycrystalline and amorphous silicon films were deposited in the MDL on 
top of TEOS oxide deposited on a silicon substrate. 
A standard mask was developed with integrated optical test structures to determine the 
performance of the different silicon waveguides. Figure 5.6 shows this test mask layout. A 
variety of optical elements were designed into the mask including optical couplers, ring 
resonators, and long waveguide sections. In each of these elements a range of devices were 
designed with different dimensions to analyze the performance of the devices. 
The silicon waveguides have a cross-section that is 500 nm wide by 200 to 250 nm thick. The 
coupling gaps designed in the mask went down to dimensions as small as 150 nm. To achieve 
this kind of resolution, it was necessary to use the highest resolution photo-lithography tool 
available in the MDL.  
5.5 Waveguide Results 
A number of wafers with silicon waveguides were fabricated in the MDL. Waveguides of 
amorphous silicon, polycrystalline silicon, and crystalline silicon were fabricated. The 
amorphous and polycrystalline silicon waveguides were found to be highly lossy, likely as a 
result of the many free bond sites within the material. The crystalline silicon waveguides were 
found to be quite low-loss. Waveguides with less than 1 dB/cm of loss have been demonstrated. 
This has allowed quality factors of ring resonators in the hundreds of thousands to be achieved. 
Figure 5.7 Proximity effects in the lithography and etch of the coupling gaps between ring 
resonators and waveguides.  
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The small dimensions of the coupling gaps led to some proximity effects in the lithography. This 
effect was studied to allow for compensation in future waveguide layouts. Figure 5.7 shows the 
proximity effect observed for coupling gaps in the waveguides. The proximity effects begin to be 
observed below a gap size of about 400 nm. 
The waveguides themselves appeared to come through the fabrication very well. The sidewalls 
were quite smooth and the small features were well developed. Figure 5.8 illustrates some of 
these results. 
 
5.6 Combined MEMS/waveguide Design 
With the successful demonstration of both the MEMS switching structures and the waveguides, 
we next worked on integrating the waveguides with the MEMS devices. The fabrication process 
designed for the integration of the waveguides and the MEMS was complicated by the SOI 
requirement of the waveguide structures. The resulting fabrication process is described in the 
fabrication section (Section 5.7). 
The design of the structure required silicon for the waveguide core, silicon oxide for a cladding 
layer, and polysilicon for the MEMS structure. All three of these components are required in the 
fixed-fixed MEMS beam. The challenge in the design of this structure is that the silicon oxide is 
compressive and can lead to buckling of the beams. This was considered in the design of the 
structures and a range of devices were designed where the length of the fixed-fixed beams were 
varied from slightly above the calculated critical buckling length to well below the critical 
buckling length. Figure 5.9 shows the layout of the masks for the devices. The details on the full 
array of devices designed for the prototype fabrication run of the integrated optical MEMS 
switches are given in Appendix E. Broadband switching devices where two waveguides were 
Figure 5.8 (A) illustrates the very low sidewall roughness of the fabricated waveguides. (B) shows 
some very fine features (~40 nm) that came through the waveguide fabrication. 
(A) (B) 
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moved in and out of coupling were designed as well as wavelength selective switches were 
designed that moved a waveguide in and out of coupling with a ring resonator. 
A range of coupling gaps were designed into the devices as well as a variety of initial gaps 
between the electrodes. The gaps were designed to be small to minimize the switching time 
required for the devices. These narrow gaps led to challenges during fabrication.  
Figure 5.9 Mask layout for the integrated optical MEMS switch devices. (A) is the full reticle showing 
the nine different die. (B) is a wavelength selective switching device (i.e. with an optical resonator). (C) 
is a broadband coupling device (i.e. no optical resonator).  
(A) 
(B) (C) 
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5.7 Integrated MEMS/Waveguide Fabrication  
An experimental fabrication technology was considered for the creation of the integrated optical 
MEMS switching device. Significant process development work was done in the process of 
creating these devices. In this process, we encountered several problems with the fabrication 
strategy as well as created some robust solutions to those problems. Many of the problems 
encountered resulted from the very small gaps between the waveguides and MEMS electrodes. 
Also, in spite of the efforts to design structures that would resist buckling, significant problems 
with buckling of the center beam were encountered. Only the very shortest beams designed did 
not buckle.  
Fabrication of an integrated optical switch was performed in the SiliconFab (MDL). The 
complete flow is represented in Figures 5.10 – 5.12.  
 
  
 
Figure 5.10  Design and 2D cross-sections of a representative element for the Integrated Optical 
Switch from the Sandia 2D Process Visualizer, Version 2.35. 
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Figure 5.11 Process flow continued from Figure 5.10. 
Coat all structures with PSG (Phosphosilicate Glass)
Wet etch PSG away from features in Hydrofluoric acid (HF)
Reactive ion etch the bottoms of the trenches to allow access to lower oxide 
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  Figure 5.12 Process flow continued from Figure 5.11. 
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The silicon on insulator layer was patterned with the standard waveguide processes that have 
been shown to be low loss. The first non-standard process was the high aspect ratio etch for the 
mechanical structures as shown in Figure 5.13. 
The second challenge that was encountered was the continuation of the etch into the silicon 
oxide material as shown in Figure 5.14a, where a timed etch was needed as well as a straight 
sidewall. The development cycle result seen in Figure 5.14b performed well, however the result 
on the actual devices shown in Figure 5.14c is tapered but acceptable.  
Figure 5.13  a. 2D cross section of high aspect ratio Polysilicon structure. b. First attempt at 
etching the trench.  c. Straight sidewall, high aspect ratio etch profile from development cycle. 
Figure 5.14 a. 2D cross section of deep oxide etch profile.  b. After development cycle a consistent 
etch channel was possible.  c. Actual etch profile on device wafer. 
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The nitride trench bottom open etch shown in Figure 5.15a that was initially attempted failed due 
to photo resist (PR) not being completely exposed and developed in the ASML Scanner stepper 
due to the narrow trench configuration. Figure 5.15b shows the result and Figure 5.15c shows the 
interference pattern that was created in the PR with an exposure wavelength of 248 nm.   
The first lot (WG061301A) was processed with a large exposure energy 75 mJ and exposed 3 
times to clear the PR. While this strategy worked on those wafers the lithography engineer was 
not willing to allow the strategy to be repeated due to of the possibility of degradation to the 
optics at those high energy levels. Also, some PR did not completely clear in some areas on the 
wafer. 
The solution for this problem was to coat the wafers with Phosphosilicate glass (PSG) glass and 
pattern the glass with the lithography step, avoiding subjecting the deep narrow trench to the 
lithography step, and then stripping the PSG out of the trench with a wet process. 
The PSG mask strategy worked for the intended purposes, but may have contributed to an 
undercut problem, which is discussed below. Successful trench bottom open step can be seen in 
Figure 5.16. 
Figure 5.15  a. 2D cross section of intended silicon nitride open etch. b. first attempt at the open 
etch had photo resist (PR) remaining in trench. c. PR lattice can barely be seen remaining.   
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The PSG etch used on the second lot (WG061302A) may have degraded and thinned the nitride 
protective layer in the trench at the interface of the polysilicon to silicon oxide interface, and the 
silicon nitride bottom etch thinned the protective layer even more allowing some defects at the 
interface. The undercut created the desired geometry but also produced some areas at the 
polysilicon to oxide interface that were not protected. Additional nitride was applied to the 
remaining wafers in the second lot (WG061302A) to be sure there was enough nitride before the 
trench bottom open step. None of the wafers in the second lot made it through the wet processes 
without having some undercut at the polysilicon to oxide interface. The first lot (WG061301A) 
wafers did make it through this step, where the PSG step was not used because the 75mJ energy 
level exposure which was repeated three times cleared most of the structures.  
Figure 5.16 a. 2D cross section of the silicon nitride bottom open step. b. Successful silicon nitride 
trench bottom open. c. Enlarged view of a product wafer result showing the SOI waveguides. 
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After the silicon nitride was removed in a wet process the beams had buckled, along with the 
undercutting of the oxide/polysilicon interface as can be seen in Figure 5.18. Backside films 
were removed to try to un-buckle the beams where the backside films held the wafer in relatively 
flat curvature as can be seen in Figure 5.19. By removing the films on the back side a negative 
curvature was predicted. That was not successful in relieving all the stress in the buckled beams.  
The next effort was to over etch the oxide in the trenches by a short amount to reduce the oxide 
polysilicon interactions as shown in Figure 5.19b. That helped to some degree but significant 
buckling problems remained. The final attempt at straightening the beams was to anneal the 
wafers so we could get a maximum effect from the backside film removal. We annealed the 2 
wafers left from lot WG061301A, that had backside films removed. One wafer had the over etch 
mentioned above in Figure 5.19b and the other did not. The only wafer that showed a significant 
number of unbuckled beams was wafer 1 which had all three processes performed (the backside 
films removed, the over etch, and the subsequent anneal). A detailed map was made that shows 
which die had unbuckled beams shown in Figure 5.20.   
Some devices appear to have been completed successfully from wafer WG061301A-01. A SEM 
image of a completed device can be seen in Figure 5.21b. The SEM image shown in Figure 5.21c 
shows a device with too much over etch resulting in the release of the center waveguide. The 
majority of devices had waveguides that had come detached from the center beam. This is a 
challenge with timed wet processing, where wet processes have the tendency of being non-
uniform due to varying solution flow around the wafers.    
Figure 5.17 a. 2D cross section of undercut etch process step. b. Center beam is broken from 
cleaving the structure. Center beams were in tact before cleaving the wafer. c.   Undercut between 
polysilicon to silicon oxide interface. 
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Figure 5.18 a. 2D cross section of undercut structure with silicon nitride removed. b. Buckled 
beam after silicon nitride was removed. 
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Figure 5.19 a. Representative picture of how to reduce stress in center beam by removing the 
backside films. b. 2D cross section of over etching the oxide between the waveguide and the 
polysilicon. 
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Figure 5.20 Map of which modules have straight center beams. Green is straight, red is 
buckled. 
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5.7 Testing Results  
Parts from WG061301A-01 were able to be released and tested. The devices were tested in a test 
stand designed and assembled for the testing of integrated optical chips. The light was injected 
into and collected from the chip using lensed fibers. Light from a tunable laser with wavelengths 
from 1495 nm up to 1620 nm was used in the testing. 
The optical loss in the waveguides was found to be extremely high and only minimal light is able 
to be transmitted. Because of the very low amount of light transmitted, the switch performance 
characteristics were not able to be determined. In the testing performed, the beam structures were 
observed to move but due to the small dimensions it was impossible to determine anything 
further.   
5.8 Discussion and Conclusions  
The ultimate results of this work are mixed. The MEMS structures demonstrated alone were very 
successful. These devices demonstrated world record switch performance using the dynamic 
switching techniques. These devices were not able to be tested using the resonant pull-in due to 
the difficulty in sensing the change in capacitance of the small structures. However, overall the 
MEMS structures were a significant success. 
The silicon waveguides that were first demonstrated within this project have been a tremendous 
success. This work has led to a number of new projects utilizing silicon waveguides as a key 
component. The problem with loss in the waveguides combined with the MEMS structures is 
Figure 5.21 a. 2D cross section of metal process. Section is shown with PR still on metal and PSG 
still in trenches. b. Device that has been completed successfully. c. Device with too much over etch 
resulting in the release of the center waveguide. 
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currently being investigated under a new project. TEM samples are being processed to look at 
the waveguide section of the devices and look for any apparent problems with the waveguide to 
oxide interfaces and also to look for large stress issues that may have been caused by the high 
temperature anneal sequence necessary for creation of the polysilicon structures. 
A design of experiments is underway to discover why the waveguides have such high loss.  
Other silicon waveguides processed in this fabrication strategy without the high temperature 
anneals and polysilicon MEMS structures have very low losses so it is likely that the high 
temperature anneal causes changes in the materials that result in high losses.  Other factors being 
looked at are the type of oxide deposition and the type of oxide precursor in the oxide cladding 
deposition, as some oxides have higher levels of carbon and hydrogen byproducts, and use 
different plasma generation methods, where there may be some plasma damage occurring form 
the initial stages of the deposition. 
The next design will need to be modified to compensate for the residual stress in the fixed-fixed 
beams. There may be several approaches to this but the most likely approach is to incorporate a 
compliant structure in the beam section to allow for stress relaxation. Process modifications may 
also be needed in order to minimize out of plane bending in the beams due to the effective stress 
gradient in the beam created by the asymmetry of the oxide trapped between the beams and the 
waveguide. One strategy is to balance the surface forces between the polysilicon beams and the 
oxide cladding on the underside of the beams with a top oxide. The new design would also 
benefit from larger gaps so the lithography steps can be accomplished with standard processing 
parameters. 
 59
6.0 High Permittivity Materials for Electrical Isolation 
For dynamic switching the hold voltage determines the minimum operating voltage of the 
switch. This means that any mechanism that decreases the hold voltage also decreases the 
actuation voltage as long as the mechanical damping is sufficiently low. So far in the 
experimental demonstrations, the hold voltage has been the limiting factor in the voltage required 
for switching. High-Permittivity materials have material properties that may reduce the required 
hold voltage thus leading to a decrease in the actuation voltage of the switches. These reductions 
are potentially significant depending on the material used. 
6.1 Benefit of High-Permittivity Materials 
Equation 2.2 in Section 2.1 gives the hold voltage resulting from the lumped parameter model 
given in Figure 2.1 of a parallel plate actuator. If the isolation layer is assumed to be a material 
with a relative permittivity different from the permittivity of free space, then the equation for the 
hold voltage becomes 
A
kdtV
r
d
h εε 2
22= , (6.1)
where the εr is the relative permittivity of the isolating dielectric material between the moving 
and the fixed electrodes and d is the distance of travel of the free electrode from its at rest 
position to the pull-in position defined by the dielectric material. 
If Equation 6.1 is reorganized as 
A
kd
t
V
r
d
h
εε
2=⎟⎟⎠
⎞
⎜⎜⎝
⎛
, (6.2)
and realizing that voltage over thickness term is maximized at the breakdown field of the 
dielectric material, it is clear that by maximizing the product of the breakdown field and the 
permittivity of the material selected for the isolation layer between the electrodes the highest 
stiffness (or largest gap or smallest area) MEMS device can be achieved. This product of 
permittivity and the breakdown field is the key material metric by which to determine the 
optimal dielectric material. This means that for electrostatic MEMS actuators that use dynamic 
switching and operate at a voltage limited by the hold voltage, there may be a significant benefit 
to using high permittivity dielectric materials that are beginning to be used as gate oxides in 
CMOS. 
Table 6.1 lists some of the more common high-permittivity materials and compares them to 
silicon oxide and silicon nitride (which are commonly used as insulating layers in MEMS 
switching devices). The material properties listed in Table 6.1 indicate performance 
improvements of over a factor of two can be achieved by using high-permittivity materials. The 
real improvement could be even more significant than indicated here since the high-permittivity 
materials are still being developed and with higher quality materials the breakdown field will 
likely increase. Also, the values given for silicon oxide are for very high quality silicon oxide 
used in transistor gates. The silicon oxides used with MEMS devices typically have lower 
performance parameters than those given in Table 6.1. 
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One consideration that is not included as a material parameter in Equation 6.2 is the propensity 
of the material to trap charges. This is a significant problem for dielectrics associated with 
MEMS structures. This is an area of research that has not been well explored but there are some 
indications that operating MEMS structures in a vacuum significantly decreases the trapped 
charges in the materials [10]. Any consideration of different dielectric materials must account for 
dielectric charging. 
Table 6.1 Dielectric constants and breakdown fields of high-permittivity materials compared with 
silicon oxide and silicon nitride[11-15]. The product of the two material parameters is the key metric 
for minimizing the hold voltage of the devices. The performance improvement is essentially the 
increase in resonant frequency (i.e. switching speed) at a set voltage achieved through using the 
material in place of silicon oxide (or the decrease in required voltage for a set resonant frequency). 
Material Dielectric 
Constant 
Breakdown 
Field (MV/cm) 
Product 
(MV/cm) 
Performance 
Improvement Factor 
Relative to Silicon 
Oxide 
SiO2 3.9 15 58.5 0.0 
Si3N4 7 10 70 1.20 
Al2O3 9 10.3 92.7 1.58 
Y2O3 15 4 60 1.03 
La2O3 23 4.2 96.6 1.65 
Ta2O5 28 4.5 126 2.15 
TiO2 80 1.35 108 1.85 
HfO2 25 4 100 1.71 
ZrO2 25 4 100 1.71 
 
6.2 Fabrication of MEMS Switches with High-Permittivity Materials 
The MEMS switches used for the experimental demonstration of the high-permittivity materials 
for electrical isolation are those described in Section 5.1 where the MEMS structure is created 
out of a single polysilicon layer. For these devices, the silicon nitride isolation layer was omitted 
during processing of the structures and the devices were fabricated, diced, released and 
wirebonded without any dielectric coating. At this point, the entire package with the MEMS 
switches was loaded into an atomic layer deposition tool and the high-permittivity dielectric 
materials were deposited on the devices to a thickness of 55 nm. The materials explored were 
aluminum oxide (Al2O3- ALD done at Sandia) and hafnium oxide (HfO2 – ALD done at the 
University of Illinois at Champagne-Urbana). Zirconium Oxide (ZrO2 – ALD done at Sandia) 
was also deposited on MEMS structures but those devices were delivered late and were not able 
to be tested. 
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6.3 Experimental Results 
The devices were tested in vacuum to determine their pull-in and hold voltages for the devices. 
Tests were also conducted in air but had significant variability in the data, likely due to dielectric 
charging. The vacuum data was much more consistent. Each device was subjected to a series of 
10 test cycles of pull-in and release. The pull-in and hold voltage was recorded for each cycle. 
The polarity of the applied voltage was reversed with each pull-in cycle to help avoid charging 
effects (in vacuum dielectric charging effects were not observed).  
Figure 6.1 shows results from two different #3 devices on die #8 chips with aluminum oxide 
coating the structure. Figure 6.2 shows the results from a device #3 from die #8 with hafnium 
oxide deposited on the structure. The results from all devices from which data could be collected 
is found in Appendix F. Because of differences between devices in terms of beam dimensions as 
well as the significant differences in the materials used as isolation layers (such as residual stress 
and modulus) it is difficult to compare performance results between the devices. The aluminum 
oxide coated devices appeared to be much more robust than the hafnium oxide coated devices. 
This may be due to the difference in tools (Sandia rather than the University of Illinois) used for 
the deposition rather than anything intrinsic to the film itself. These results demonstrate that 
using high-permittivity dielectrics as an isolating material in MEMS is feasible with the result 
being higher performing switches. 
Figure 6.1 Pull-in and hold voltage test results in vacuum from two devices. Both were devices 
were design #3 from two different #8 die. These devices had 55 nm of aluminum oxide deposited 
as an isolating dielectric layer. 
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Further research is need to characterize the dielectric films in terms of residual stress, Young’s 
modulus, and Poisson’s ratio to fully characterize the mechanical behavior of the switch. High 
cycle number tests also need to be performed to understand any fatigue effects. Finally, efforts to 
maximize the breakdown field of the film as well as the permittivity are of significant value.  
Figure 6.2 Pull-in and hold voltage test results in vacuum for device design #3 from die #8. This 
device had 55 nm of hafnium oxide deposited as an isolation layer. (Note that another device #3 from 
a different die was also tested but did not  function.) 
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7.0 Discussion of Results 
This project successfully demonstrated dynamic switching of MEMS devices and in the process 
set new high-speed switching marks for both torsional devices as well as parallel plate devices. 
This is a significant accomplishment that extends the range of applications addressable by 
MEMS switching devices. Switching at sub-microsecond speeds is desirable in optical switching 
as well as in RF MEMS switches. At smaller scales switching times can approach the 
nanosecond range which would allow these NEMS switches to compete with CMOS transistor 
switches in certain metrics. 
The focus of this work was primarily in switching in the optical domain. The MEMS 
micromirror switches designed as part of this project demonstrated for the first time sub-
microsecond switching of micromirrors. In fact, the switching time observed was an order of 
magnitude improvement over the next fastest published result for a micromirror device. This 
development now allows MEMS micromirror devices to compete with acousto-optic modulators 
for switching light in a large number of applications. One application of particular interest for 
Sandia National Laboratories is a need for these mirrors in ion and neutral-atom trap based 
quantum computers. To date there is no other device available that would allow scaling up the 
size of these kinds of quantum computers [9]. 
Another area of effort has been the development of a high-speed MEMS-enabled integrated 
optical switch where light is switched on-chip from one waveguide to another through 
evanescent coupling. While the complete integrated optical switch structure was not ultimately 
functional, there were a number of significant developments resulting from this work. The first 
key demonstration was the in-plane parallel plate switching device that utilized dynamic 
switching. With this demonstration, a new switching speed record was set for a MEMS device 
switching over a gap of nearly two microns. In addition to this demonstration, silicon waveguide 
technology was developed at Sandia. This capability has gone on to contribute to a number of 
both internally and externally funded projects. This capability significantly extends Sandia’s 
technological ability. Finally, we also demonstrated the use of high-permittivity dielectrics as 
isolation layers in these MEMS devices. These materials can provide more than a factor of two 
reduction in the actuation voltage required for MEMS switches. This is a significant 
development that has not been demonstrated before. 
These unprecedented results position Sandia National Laboratories as a leader in high-speed 
MEMS switching and has led to a number of follow-on projects resulting from the technologies 
developed. By both technical and programmatic metrics this has been a highly successful project.
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Appendix B 
 
Table B1 Design parameters of the different micromirror device designs. 
 
 
 
 
 
m
irror 
spring 
m
irror plate 
m
irror 
spring 
spring 
spring 
electrode 
device # 
poly layer poly layer dim
ension (μm
) 
thickness (μm
) length (μm
) 
w
idth (μm
) thickness (μm
) gap (μm
) 
1 
1 
2 
20 
1 
3.5 
1 
1.5 
0.5 
2 
1 
2 
20 
1 
3.5 
1.5 
1.5 
0.5 
3 
1 
2 
20 
1 
5 
1 
1.5 
0.5 
4 
1 
2 
20 
1 
10 
1.5 
1.5 
0.5 
5 
1 
2 
20 
1 
10 
1 
1.5 
0.5 
6 
1 
2 
25 
1 
3.5 
1.5 
1.5 
0.5 
7 
1 
2 
25 
1 
3.5 
1 
1.5 
0.5 
8 
1 
2 
25 
1 
5 
1.5 
1.5 
0.5 
9 
1 
2 
25 
1 
10 
1 
1.5 
0.5 
10 
1 
2 
25 
1 
10 
1.5 
1.5 
0.5 
11 
1 
2 
30 
1 
3.5 
1 
1.5 
0.5 
12 
1 
2 
30 
1 
3.5 
1.5 
1.5 
0.5 
13 
1 
2 
30 
1 
5 
1 
1.5 
0.5 
14 
1 
2 
30 
1 
10 
1.5 
1.5 
0.5 
15 
1 
2 
30 
1 
10 
1 
1.5 
0.5 
16 
1 
2 
40 
1 
3.5 
1.5 
1.5 
0.5 
17 
2 
1 
20 
1.5 
1 
2 
1 
0.3 
18 
2 
1 
20 
1.5 
1.5 
2 
1 
0.3 
19 
2 
1 
20 
1.5 
3.5 
2 
1 
0.3 
20 
2 
1 
20 
1.5 
5 
2 
1 
0.3 
21 
2 
1 
20 
1.5 
5 
1.5 
1 
0.3 
22 
2 
1 
25 
1.5 
1 
2 
1 
0.3 
23 
2 
1 
25 
1.5 
1.5 
2 
1 
0.3 
24 
2 
1 
25 
1.5 
3.5 
2 
1 
0.3 
25 
2 
1 
25 
1.5 
5 
2 
1 
0.3 
26 
2 
1 
25 
1.5 
5 
1.5 
1 
0.3 
27 
2 
1 
30 
1.5 
1 
2 
1 
0.3 
28 
2 
1 
30 
1.5 
1.5 
2 
1 
0.3 
29 
2 
1 
30 
1.5 
3.5 
2 
1 
0.3 
30 
2 
1 
30 
1.5 
5 
2 
1 
0.3 
31 
2 
1 
30 
1.5 
5 
1.5 
1 
0.3 
32 
2 
1 
40 
1.5 
1 
2 
1 
0.3 
 
 78
Appendix C 
0 20 40 60 80
X Axis
-0.0015
-0.0010
-0.0005
0.0000
0.0005
0.0010
Y
A
xi
s
defl vs voltage C:/greg/torsional_mirror/d1/r2
 
 
 
0 20 40 60 80 100
Voltage (Volts)
-0.010
-0.005
0.000
0.005
0.010
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d2/r5
 79
 
 
 
 
0 20 40 60 80
Voltage (Volts)
-0.04
-0.03
-0.02
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d4/r3
0 20 40 60 80 100
Voltage (Volts)
-0.008
-0.006
-0.004
-0.002
0.000
0.002
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d3/r3
 80
 
 
 
0 20 40 60 80 100
Voltage (Volts)
-0.04
-0.03
-0.02
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d6/r1
0 10 20 30 40 50 60 70
Voltage (Volts)
-0.04
-0.02
0.00
0.02
0.04
0.06
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d5/r2
 81
 
 
 
0 20 40 60 80 100
Voltage (Volts)
0.000
0.002
0.004
0.006
0.008
0.010
0.012
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d8/r5
0 10 20 30 40 50 60
Voltage (Volts)
-0.04
-0.02
0.00
0.02
0.04
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d7
 82
 
 
 
0 10 20 30 40 50 60
Voltage (Volts)
-0.04
-0.02
0.00
0.02
0.04
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d10/r3
0 10 20 30 40 50 60
Voltage (Volts)
-0.04
-0.02
0.00
0.02
0.04
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d9/r2
 83
 
 
 
0 10 20 30 40 50 60
Voltage (Volts)
-0.03
-0.02
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d12/r2
0 10 20 30 40 50
Voltage (Volts)
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d11/r2
 84
 
 
 
0 10 20 30 40 50 60
Voltage (Volts)
-0.03
-0.02
-0.01
0.00
0.01
0.02
0.03
0.04
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d14/r2
0 10 20 30 40
Voltage (Volts)
-0.04
-0.03
-0.02
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d13/r2
 85
 
 
 
0 10 20 30 40
Voltage (Volts)
-0.03
-0.02
-0.01
0.00
0.01
0.02
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d16/r4
0 10 20 30 40 50 60
Voltage (Volts)
-0.03
-0.02
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d15
 86
 
 
 
0 20 40 60 80 100
Voltage (Volts)
-0.002
0.000
0.002
0.004
0.006
0.008
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d18/r4
0 20 40 60 80
Voltage (Volts)
-0.03
-0.02
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d17/r4
 87
 
 
 
0 10 20 30 40 50 60
Voltage (Volts)
-0.025
-0.020
-0.015
-0.010
-0.005
0.000
0.005
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d20/r2
0 10 20 30 40 50 60 70
Voltage (Volts)
-0.005
0.000
0.005
0.010
0.015
0.020
0.025
0.030
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d19/r3
 88
 
 
 
0 10 20 30 40 50
Voltage (Volts)
-0.02
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d22/r2
0 10 20 30 40
Voltage (Volts)
-0.03
-0.02
-0.01
0.00
0.01
0.02
0.03
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d21/r2
 89
 
 
 
0 10 20 30 40
Voltage (Volts)
-0.03
-0.02
-0.01
0.00
0.01
0.02
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d24/r2
0 10 20 30 40 50 60
Voltage (Volts)
-0.02
-0.01
0.00
0.01
0.02
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d23/r2
 90
 
 
 
0 5 10 15 20 25 30 35
Voltage (Volts)
-0.025
-0.020
-0.015
-0.010
-0.005
0.000
0.005
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d26/r3
0 5 10 15 20 25 30
Voltage (Volts)
-0.005
0.000
0.005
0.010
0.015
0.020
0.025
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d25/r2
 91
 
 
 
0 10 20 30 40 50
Voltage (Volts)
-0.02
-0.01
0.00
0.01
0.02
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d28/r2
0 10 20 30 40
Voltage (Volts)
-0.02
-0.01
0.00
0.01
0.02
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d27/r2
 92
 
 
 
0 10 20 30 40 50
Voltage (Volts)
-0.013
-0.012
-0.011
-0.010
-0.009
-0.008
-0.007
-0.006
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d30/r2
0 10 20 30 40
Voltage (Volts)
-0.02
-0.01
0.00
0.01
0.02
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d29/r4
 93
 
 
0 5 10 15 20 25 30
Voltage (Volts)
-0.005
0.000
0.005
0.010
0.015
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d32/r4
0 5 10 15 20 25 30
Voltage (Volts)
-0.02
-0.01
0.00
0.01
0.02
D
ef
le
ct
io
n
A
ng
le
(ra
d)
defl vs voltage C:/greg/torsional_mirror/d31/r2
 94
Appendix D 
 
Table D.1 Dimensions of MEMS switch structures described in Section 5.1. Dimensions are given in microns. 
Electrode designation indicates whether the fixed electrodes were straight (str) or curved (crv). 
Designation Length Width Gap Electrode 
     
1-1 35 0.75 0.5 str 
1-2 30 1.25 0.4 str 
1-3 30 1 0.4 str 
1-4 30 0.75 0.4 str 
1-5 20 0.75 0.4 str 
1-6 20 2 0.4 str 
1-7 20 2 0.5 str 
1-8 17.5 0.75 0.4 str 
     
     
2-1 50 1 0.5 str 
2-2 50 1 0.75 crv 
2-3 50 1 0.75 str 
2-4 50 1.5 0.5 str 
2-5 40 1 0.5 str 
2-6 40 1.25 0.5 str 
2-7 40 0.75 0.5 str 
2-8 35 1 0.5 str 
     
     
3-1 70 1 1 str 
3-2 70 1 1 crv 
3-3 60 1 1 crv 
3-4 60 1 0.75 crv 
3-5 60 1 0.75 str 
3-6 60 1.5 0.5 str 
3-7 60 1.5 0.75 crv 
3-8 60 2 0.5 str 
     
     
4-1 80 1.5 0.75 crv 
4-2 80 1.5 0.75 str 
4-3 70 2 0.5 str 
4-4 70 1.5 0.75 str 
4-5 70 1.5 0.75 crv 
4-6 70 1.5 0.5 str 
4-7 70 1 0.75 str 
4-8 70 1 0.75 crv 
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Table D.2 Dimensions of MEMS switch structures described in Section 5.1. Dimensions are given in microns. 
Electrode designation indicates whether the fixed electrodes were straight (str) or curved (crv). 
Designation Length Width Gap Electrode 
     
5-1 90 1.5 1 crv 
5-2 90 1.5 1 str 
5-3 90 2 1 crv 
5-4 90 2 0.5 str 
5-5 90 2 0.75 crv 
5-6 90 2 0.75 str 
5-7 80 1 1 crv 
5-8 80 1 1 str 
     
     
6-1 100 2 0.75 str 
6-2 100 2 0.75 crv 
6-3 100 1.5 0.75 str 
6-4 100 1.5 0.75 crv 
6-5 100 1.5 1 str 
6-6 100 1.5 1 crv 
6-7 100 1 1 str 
6-8 100 1 1 crv 
     
     
7-1 120 2 0.75 str 
7-2 120 2 0.75 crv 
7-3 110 2 1 str 
7-4 110 2 1 crv 
7-5 120 1.5 1 str 
7-6 120 1.5 1 crv 
7-7 120 2 1 str 
7-8 120 2 1 crv 
     
     
8-1 140 1.25 1 str 
8-2 140 1.25 1 crv 
8-3 140 1.5 1 str 
8-4 140 1.5 1 crv 
8-5 140 1.75 1 str 
8-6 140 1.75 1 crv 
8-7 140 2 1 str 
8-8 140 2 1 crv 
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Appendix E 
Table E.1 Design parameters for the different integrated optical MEMS switch designs described in Section 
5.6 for modules (die) A, B, and C. 
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Table E.2 Design parameters for the different integrated optical MEMS switch designs described in Section 
5.6 for modules (die) D, E, and F. 
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Table E.3 Design parameters for the different integrated optical MEMS switch designs described in Section 
5.6 for modules (die) G, H, and I. 
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